Variable resolution SAR ADC architecture with 99.6% reduction in switching energy over conventional scheme
نویسندگان
چکیده
A novel energy-efficient switching method for variable resolution successive approximation register (SAR) analogue-to-digital converters (ADCs) is presented. The proposed switching scheme achieves switching energy inspired by the early reset merged capacitor switching algorithm (EMCS) and monotonic capacitor switching procedure. Besides, the dummy capacitors are used to further reduce power consumption and area. When sized for the same static linearity as the conventional SAR ADC, the proposed method enhances the efficiency of switching energy by 99.6% and reduces the total area by 93.75%. Furthermore, the proposed scheme can achieve a variable resolution for SAR ADCs.
منابع مشابه
SAR ADC architecture with 98% reduction in switching energy over conventional scheme
A high energy-efficiency switching scheme for a successive approximation register (SAR) analogue-to-digital converter (ADC) is presented. The proposed method can achieve 98.4% savings in switching energy when compared to a conventional SAR. The proposed technique also achieves a 4 × reduction in total capacitance used in the digital-to-analogue converter (DAC) compared to the conventional DAC.
متن کاملEnergy-efficient and reference-free monotonic capacitor switching scheme with fewest switches for SAR ADC
A novel switching scheme for low energy charge-redistribution digital-to-analog converter (DAC) to be used in successive approximation register (SAR) analogue to-digital converters (ADCs) is presented which requires only 2 references, VREF and ground. With the monotonic capacitor switching procedure and C-2C dummy capacitor, the proposed switching scheme achieves 90.61% less switching energy, 7...
متن کاملAsymmetric monotonic switching scheme for energy-efficient SAR ADCs
Asymmetric monotonic switching scheme is proposed for a low power successive approximation register (SAR) analogue-to-digital converter (ADC). The proposed switching procedure consumes no energy from reference voltage for the first 3 MSB (most significant bit) conversion using unequal initial DAC setting and asymmetric binary search algorithm. After 3 MSB conversions, DAC switching utilizes a c...
متن کاملA Novel Architecture For An Energy Efficient And High Speed Sar Adc
This brief involves the design and implementation of an energy-efficient and high speed SAR ADC. The DAC would be designed to reduce the power consumption by applying a switching scheme. The architecture of SAR module provides improved speed of conversion. Power consumption is one of the main design constraints in today ICs. For systems that are powered by small non rechargeable batteries over ...
متن کاملPipeline and SAR ADCs for Advanced Nodes
The energy efficiency of ADCs has improved by orders of magnitude over the past two decades. Even though process scaling degrades the analog characteristics of transistors, by exploiting, scaling the energy efficiency of recently reported ADCs is approaching fundamental limits [1]. These improvements have been achieved through innovative circuit ideas and through the evolution of ADC architectu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEICE Electronic Express
دوره 12 شماره
صفحات -
تاریخ انتشار 2015